Details:
Stefanini Group is hiring!
Stefanini is looking for FPGA Design Engineer with Radio experience (Onsite Role) in Ottawa, Ontario, Canada
For quick apply, please contact Rahul Kumar Ph: 248 936 5060/
Rahul.kumar@stefanini.com
22 Total Days Total PTO(See Below the bifurcation)
Ideal Candidate: FPGA designer engineer with Radio experience. Working with 4G/5G Radios. 7+ years of experience Heavy System Verilog and RTL experience.
They DO NOT USE VHDL.
Tools: Altera Quartus. Matlab/Simulink for modeling Axi and Ethernet protocol experience are more important than other high-speed experience.
Responsibilities:
#LI-RK1
#LI-ONSITE
Pay Range:
$ 75.00 – $ 78.00
Apply
To help us track our recruitment effort, please indicate in your cover/motivation letter where (jobs-near-me.eu) you saw this job posting.
Date limite pour postuler : 30 janvier Date de début de stage : le plus…
Polytechnique Montréal Mining Engineering Professor – Environment and mine waste management - Department of Civil,…
Assistant or Associate Professor, Veterinary Clinical Pathology University of Calgary Description The University of Calgary,…
Limited Term Faculty (LTF) Position in Urban Planning FCS, Urban & Regional Plann. Posted: January…
Tracking Code: req1883 Faculty/Department: Office of VP, Research and Innovation Appointment Type: Tenured and Tenure-Track,…
Tracking Code: req1884 Faculty/Department: Office of VP, Research and Innovation Appointment Type: Tenured and Tenure-Track,…
This website uses cookies.